

### **Amendments to the Claims**

This listing of the Claims will replace all prior versions and listings of the claims in this patent application.

5

#### **Listing of the Claims**

Claims 1-42 (canceled)

- 10 43. (currently amended) A chip structure comprising:
- a silicon substrate;
  - a resistor in said silicon substrate, wherein said resistor comprises silicon with a dopant;
  - a MOS device comprising a portion in said silicon substrate;
  - 15 a metallization structure over said silicon substrate, wherein said metallization structure comprises a first metal layer and a second metal layer over said first metal layer;
  - a first dielectric layer between said first and second metal layers;
  - a passivation layer over said metallization structure and over said first dielectric
  - 20 layer, wherein a first opening in said passivation layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, and wherein a second opening in said passivation layer is over a second contact point of said metallization structure, and said second contact point is at a bottom of said second opening, wherein a gap is between said first and second contact
  - 25 points, ~~are separated from each other by an insulating material~~, wherein said passivation layer comprises an insulating nitride layer; and
  - a circuit trace over said passivation layer and on said first and second contact points, wherein said first contact point is connected to said second contact point through said circuit trace, ~~and~~ wherein said circuit trace is connected to said resistor
  - 30 through said first opening.

44. (previously presented) The chip structure as claimed in claim 43, wherein said dopant comprises boron.

5 45. (previously presented) The chip structure as claimed in claim 43, wherein said dopant comprises phosphorous.

46. (previously presented) The chip structure as claimed in claim 43, wherein said dopant comprises arsenic.

10

47. (previously presented) The chip structure as claimed in claim 43, wherein said dopant comprises gallium.

15 48. (previously presented) The chip structure as claimed in claim 43 further comprising a polymer layer on said passivation layer, wherein said circuit trace is further on said polymer layer.

49. (previously presented) The chip structure as claimed in claim 48, wherein said polymer layer comprises polyimide (PI).

20

50. (previously presented) The chip structure as claimed in claim 48, wherein said polymer layer comprises benzocyclobutene (BCB).

25 51. (previously presented) The chip structure as claimed in claim 43 further comprising a polymer layer on said circuit trace and over said passivation layer.

52. (previously presented) The chip structure as claimed in claim 51, wherein said polymer layer comprises polyimide (PI).

53. (previously presented) The chip structure as claimed in claim 51, wherein said polymer layer comprises benzocyclobutene (BCB).

54. (previously presented) The chip structure as claimed in claim 43 further  
5 comprising an inductor over said passivation layer.

55. (previously presented) The chip structure as claimed in claim 54, wherein said inductor comprises a copper layer.

10 56. (previously presented) The chip structure as claimed in claim 54, wherein said inductor comprises a gold layer.

57. (previously presented) The chip structure as claimed in claim 54, wherein said inductor comprises a titanium-containing layer and a copper layer over said  
15 titanium-containing layer.

58. (previously presented) The chip structure as claimed in claim 57, wherein said titanium-containing layer comprises a titanium-tungsten alloy.

20 59. (previously presented) The chip structure as claimed in claim 43 further comprising a capacitor over said silicon substrate, wherein said capacitor comprises a first electrode over said silicon substrate, wherein a third opening in said passivation layer is over said first electrode, a second dielectric layer on said first electrode and in said third opening, and a second electrode on said second dielectric layer and over  
25 said first electrode.

60. (previously presented) The chip structure as claimed in claim 59, wherein said second electrode comprises a gold layer.

61. (previously presented) The chip structure as claimed in claim 60, wherein said second electrode further comprises a titanium-containing layer under said gold layer.

62. (previously presented) The chip structure as claimed in claim 59, wherein said  
5 second electrode comprises a copper layer.

63. (previously presented) The chip structure as claimed in claim 59, wherein said second electrode comprises a copper layer and a nickel layer over said copper layer.

10 64. (currently amended) A chip structure comprising:  
a silicon substrate;  
a resistor in said silicon substrate, wherein said resistor comprises silicon with a dopant;  
a MOS device comprising a portion in said silicon substrate;  
15 a metallization structure over said silicon substrate, wherein said metallization structure comprises a first metal layer and a second metal layer over said first metal layer;  
a dielectric layer between said first and second metal layers;  
a passivation layer over said metallization structure and over said dielectric  
20 layer, wherein a first opening in said passivation layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, and wherein a second opening in said passivation layer is over a second contact point of said metallization structure, and said second contact point is at a bottom of said second opening, wherein a gap is between said first and second contact  
25 points, ~~are separated from each other by an insulating material~~, wherein said passivation layer comprises an insulating nitride layer; and  
a circuit trace over said passivation layer and on said first and second contact points, wherein said first contact point is connected to said second contact point through said circuit trace, wherein said circuit trace is connected to said resistor

through said first opening, ~~and~~ wherein said circuit trace comprises a titanium-containing layer and a gold layer over said titanium-containing layer.

5 65. (previously presented) The chip structure as claimed in claim 64, wherein said dopant comprises boron.

66. (previously presented) The chip structure as claimed in claim 64, wherein said dopant comprises phosphorous.

10 67. (previously presented) The chip structure as claimed in claim 64, wherein said dopant comprises arsenic.

68. (previously presented) The chip structure as claimed in claim 64, wherein said dopant comprises gallium.

15 69. (previously presented) The chip structure as claimed in claim 64 further comprising a polymer layer on said passivation layer, wherein said circuit trace is further on said polymer layer.

20 70. (previously presented) The chip structure as claimed in claim 69, wherein said polymer layer comprises polyimide (PI).

71. (previously presented) The chip structure as claimed in claim 69, wherein said polymer layer comprises benzocyclobutene (BCB).

25 72. (previously presented) The chip structure as claimed in claim 64 further comprising a polymer layer on said circuit trace and over said passivation layer.

30 73. (previously presented) The chip structure as claimed in claim 72, wherein said polymer layer comprises polyimide (PI).

74. (previously presented) The chip structure as claimed in claim 72, wherein said polymer layer comprises benzocyclobutene (BCB).

5      Claims 75-82 (canceled)

83. (previously presented) The chip structure as claimed in claim 64, wherein said titanium-containing layer comprises a titanium-tungsten alloy.

10     84. (previously presented) The chip structure as claimed in claim 64, wherein said metallization structure comprises aluminum.

Claims 85-88 (canceled)

15     89. (currently amended) A chip structure comprising:  
         a silicon substrate;  
         a resistor in said silicon substrate, wherein said resistor comprises silicon with a  
         dopant;  
         a MOS device comprising a portion in said silicon substrate;  
20           a metallization structure over said silicon substrate, wherein said metallization  
         structure comprises a first metal layer and a second metal layer over said first metal  
         layer;  
         a dielectric layer between said first and second metal layers;  
         a passivation layer over said metallization structure and over said dielectric  
25     layer, wherein a first opening in said passivation layer is over a first contact point of  
         said metallization structure, and said first contact point is at a bottom of said first  
         opening, and wherein a second opening in said passivation layer is over a second  
         contact point of said metallization structure, and said second contact point is at a  
         bottom of said second opening, wherein a gap is between said first and second contact

points, ~~are separated from each other by an insulating material,~~ wherein said passivation layer comprises an insulating nitride layer; and

5 a circuit trace over said passivation layer and on said first and second contact points, wherein said first contact point is connected to said second contact point through said circuit trace, wherein said circuit trace is connected to said resistor through said first opening, ~~and~~ wherein said circuit trace comprises a copper layer.

10 90. (previously presented) The chip structure as claimed in claim 89, wherein said dopant comprises boron.

91. (previously presented) The chip structure as claimed in claim 89, wherein said dopant comprises phosphorous.

15 92. (previously presented) The chip structure as claimed in claim 89, wherein said dopant comprises arsenic.

93. (previously presented) The chip structure as claimed in claim 89, wherein said dopant comprises gallium.

20 94. (previously presented) The chip structure as claimed in claim 89 further comprising a polymer layer on said passivation layer, wherein said circuit trace is further on said polymer layer.

25 95. (previously presented) The chip structure as claimed in claim 94, wherein said polymer layer comprises polyimide (PI).

96. (previously presented) The chip structure as claimed in claim 94, wherein said polymer layer comprises benzocyclobutene (BCB).



97. (previously presented) The chip structure as claimed in claim 89 further comprising a polymer layer on said circuit trace and over said passivation layer.

5 98. (previously presented) The chip structure as claimed in claim 97, wherein said polymer layer comprises polyimide (PI).

99. (previously presented) The chip structure as claimed in claim 97, wherein said polymer layer comprises benzocyclobutene (BCB).

10 100. (previously presented) The chip structure as claimed in claim 89, wherein said circuit trace further comprises a nickel layer over said copper layer.

101. (previously presented) The chip structure as claimed in claim 89, wherein said circuit trace further comprises a gold layer over said copper layer.  
15

102. (previously presented) The chip structure as claimed in claim 89, wherein said circuit trace further comprises a nickel layer over said copper layer, and a gold layer over said nickel layer.